ref_biblio

Timo Zijlstra, Karim Bigou, Arnaud Tisserand. Lattice-based Cryptosystems on FPGA: Parallelization and Comparison using HLS. IEEE Transactions on Computers, Institute of Electrical and Electronics Engineers, 2021, ⟨10.1109/TC.2021.3112052⟩. ⟨hal-03347174⟩

Accès au texte intégral et bibtex

ref_biblio

Arwa Khannoussi, Alexandru-Liviu Olteanu, Christophe Labreuche, Patrick Meyer. Simple ranking method using reference profiles: incremental elicitation of the preference parameters. 4OR: A Quarterly Journal of Operations Research, Springer Verlag, 2021, ⟨10.1007/s10288-021-00487-w⟩. ⟨hal-03346687⟩

Accès au bibtex

ref_biblio

Chilankamol Sunny, Satyajit Das, Kevin Martin, Philippe Coussy. Hardware Based Loop Optimization for CGRA Architectures. Applied Reconfigurable Computing. Architectures, Tools, and Applications, Jun 2021, Rennes, France. pp.65-80, ⟨10.1007/978-3-030-79025-7_5⟩. ⟨hal-03345346⟩

Accès au texte intégral et bibtex

ref_biblio

Khaled Alhaj Ali, Mostafa Rizk, Amer Baghdadi, Jean-Philippe Diguet, Jalal Jomaah. Hybrid Memristor–CMOS Implementation of Combinational Logic Based on X-MRL. Electronics, Penton Publishing Inc., In press, 10 (9), pp.1018. ⟨10.3390/electronics10091018⟩. ⟨hal-03344269⟩

Accès au bibtex

ref_biblio

Belaid Hamoum, Elsa Dupraz, Laura Conde-Canencia, Dominique Lavenier. Channel Model with Memory for DNA Data Storage with Nanopore Sequencing. ISTC 2021 - 11th International Symposium on Topics in Coding, Aug 2021, Montreal, Canada. pp.1-5. ⟨hal-03337117⟩

Accès au texte intégral et bibtex